AMD-8151TM HyperTransportTM AGP3.0 Graphics Tunnel Data Sheet

1 Overview

The AMD-8151TM HyperTransportTM AGP3.0 Graphics Tunnel (referred to as *the IC* in this document) is a HyperTransport™ technology (referred to as *link* in this document) tunnel developed by AMD that provides an AGP 3.0 compliant (8x transfer rate) bridge.

1.1 Device Features

- HyperTransport technology tunnel with side A and side B.
	- Side A is 16 bits (input and output); side B is 8 bits.
	- Either side may connect to the host or to a downstream HyperTransport technology compliant device.
	- Each side supports HyperTransport technology-defined reduced bit widths: 8-bit, 4-bit, and 2-bit.
	- Side A supports transfer rates of 1600, 1200, 800, and 400 mega-transfers per second. Side B supports transfer rates of 800 and 400 mega-transfers per second.
	- Maximum bandwidth is 6.4 gigabytes per second across side A (half upstream and half downstream) and 1.6 gigabytes per second across side B.
	- Independent transfer rate and bit width selection for each side.
	- Link disconnect protocol supported.
- AGP 8x bridge.
	- Compliance with AGP 3.0 specification signaling, supporting 4x and 8x transfer rates.
	- Compliance with AGP 2.0 specification 1.5 volt signaling, supporting 1x, 2x, and 4x data-transfer modes.
	- Supports up to 32 outstanding requests.
	- 31 x 31 millimeter, 564-ball BGA package.
- 1.5 volt AGP signaling; some 3.3 volt IO; 1.2 volt link signaling; 1.8 volt core.

Figure 1: System block diagram.

© 2004 Advanced Micro Devices, Inc.

All rights reserved.The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

Trademarks

AMD, the AMD Arrow logo, and combinations thereof, and AMD-8151 are trademarks of Advanced Micro Devices, Inc.

HyperTransport is a licensed trademark of the HyperTransport Technology Consortium.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

24888 Rev 3.03 - July 12, 2004

 $AMD-8151^{TM}AGP$ Tunnel Data Sheet

Table of Contents

24888 Rev 3.03 - July 12, 2004

 $AMD-8151^{TM}AGP$ Tunnel Data Sheet

List of Figures

List of Tables

2 Ordering Information

3 Signal Descriptions

3.1 Terminology

See section [5.1.2](#page-13-3) for a description of the register naming convention used in this document. See the AMD-8151[™] HyperTransport[™] AGP3.0 Graphics Tunnel Design Guide for additional information.

Signals with a # suffix are active low.

Signals described in this chapter utilize the following IO cell types:

Table 1: IO signal types.

The following provides definitions and reference data about each of the IC's pins. "During Reset" provides the state of the pin while RESET# is asserted. "After Reset" provides the state of the pin immediately after RESET# is deasserted. "Func." means that the pin is functional and operating per its defined function.

3.2 Tunnel Link Signals

The following are signals associated with the HyperTransportTM links. [B, A] in the signal names below refer to the A and B sides of the tunnel. [P, N] are the positive and negative sides of differential pairs.

* The signals connected to the A side of the tunnel are powered by VDD12A and the signals connected to the B side of the tunnel are powered by VDD12B.

** Diff High and Diff Low for these link pins specifies differential high and low; e.g., Diff High specifies that the \overline{P} signal is high and the \overline{N} signal is low.

If one of the sides of the tunnel is not used on a platform then the unconnected link should be treated as follows, for every 10 differential pairs: connect all of the _P differential inputs together and through a resistor to VSS; connect all the _N differential inputs together and through a resistor to VDD12; leave the differential outputs unconnected. If there are unused link signals on an active link (because the IC is connected to a device with a reduced bit width), then the unused differential inputs and outputs should also be connected in this way.

3.3 AGP Signals

In the table below, "Term" indicates the standard AGP 3.0 termination impedance to ground; "PU" indicates a weak pullup resistor; "PD" indicates a weak pulldown resistor.

The SERR# and PERR# signals are not supported on the AGP bridge.

3.4 Test and Miscellaneous Signals

3.5 Power and Ground

VDD12[B, A]. 1.2 volt power plane for the HyperTransport™ technology pins. VDD12A provides power to the A side of the tunnel. VDD12B provides power to the B side of the tunnel.

VDD15. 1.5 volt power plane for AGP.

VDD18. 1.8-volt power plane for the core of the IC.

VDDA18. Analog 1.8-volt power plane for the PLLs in the core of the IC. This power plane is required to be filtered from digital noise.

VDD33. 3.3-volt power plane for IO.

VSS. Ground.

3.5.1 Power Plane Sequencing

The following are power plane requirements that may imply power supply sequencing requirements.

- VDD33 is required to always be higher than VDD18, VDDA18, VDD15, and VDD12[B, A].
- VDD18 and VDDA18 are required to always be higher than VDD15 and VDD12[B, A].
- VDD15 is required to always be higher than VDD12[B, A].

4 Functional Operation

4.1 Overview

The IC connects to the host through either the side A or side B HyperTransportTM link interface. The other side of the tunnel may or may not be connected to another device. Host-initiated transactions that do not target the IC or the bridge flow through the tunnel to the downstream device. Transactions claimed by the device are passed to internal registers or to the AGP bridge.

See section [5.1](#page-13-1) for details about the software view of the IC. See section [5.1.2](#page-13-3) for a description of the register naming convention. See the AMD-8151™ HyperTransport[™] AGP3.0 Graphics Tunnel Design Guide for additional information.

4.2 Reset And Initialization

RESET# and PWROK are both required to be low while the power planes to the IC are invalid and for at least 1 millisecond after the power planes are valid. Deassertion of PWROK is referred to as a *cold reset*. After PWROK is brought high, RESET# is required to stay low for at least 1 additional millisecond. After RESET# is brought high, the links go through the initialization sequence.

After a cold reset, the IC may be reset by asserting RESET# while PWROK remains high. This is referred to as a *warm reset*. RESET# must be asserted for no less than 1 millisecond during a warm reset.

4.3 Clocking

It is required that REFCLK be valid in order for the IC to operate. Also, the LR[B, A]CLK inputs from the operation links must also be valid at the frequency defined DevA:0xCC[FREQA] and DevA:0xD0[FREQB]. The IC provides A PCLK as the clock to the AGP device.

The systemboard is required to include a connection from A_PLLCLKO to A_PLLCLKI. The length of this connection is required to be approximately the same as length of the A_PCLK trace from the IC to the external AGP devices (including approximately 2.5 inches of etch on the AGP card). The IC uses this loopback to help match the external trace delay.

4.3.1 Clock Gating

Internal clocks may be disabled during power-managed system states such as power-on suspend. It is required that all upstream requests initiated by the IC be suspended while in this state.

To enable clock gating, DevA:0xF0[ICGSMAF] is programmed to the values in which clock gating will be enabled. Stop Grant cycles and STPCLK deassertion link broadcasts interact to define the window in which the IC is enabled for clock gating during LDTSTOP# assertions. The system is placed into power managed states by steps that include a broadcast over the links of the Stop Grant cycle that includes the System Management Action Field (SMAF) followed by the assertion of LDTSTOP#. When the IC detects the Stop Grant broadcast which is enabled for clock gating, it enables clock gating for the next assertion of LDTSTOP#. While exiting the power-managed state, the system is required to broadcast a STPCLK deassertion message. The IC uses this message to disable clock gating during LDTSTOP# assertions. This is important because an LDTSTOP# assertion is not guaranteed to occur after the Stop Grant broadcast is received. The clock gating window must be closed to insure that clock gating does not occur during Stop Grant for LDTSTOP# assertions that are not associated with the power states specified by DevA:0xF0[ICGSMAF].

In summary, Stop Grant broadcasts with SMAF fields specified by DevA:0xF0[ICGSMAF] enable the clock gating window and STPCLK deassertion broadcasts disable the window. If LDTSTOP# is asserted while the clock gating window is enabled, then clock gating occurs.

Also, DevA:0xF0[ECGSMAF] may be used in a similar way to disable A_PCLK and the internal clock grids associated with the AGP bridge. The same rules for the clock gating window that apply to DevA:0xF0[ICGS-MAF] also apply to $DevA: 0xFOIECGSMAF$]. If clock gating is enabled, then A_PCLK is forced low within two clock periods after LDTSTOP# is asserted. It becomes active again within two clock periods after LDT-STOP# is deasserted. It is required that there be no AGP-card-initiated upstream or downstream traffic while A_PCLK is gated. In addition, it is required that there be no host accesses to the bridge or internal registers in progress from the time that LDTSTOP# is asserted for clock gating until the link reconnects after LDTSTOP# is deasserted.

4.4 Tunnel Links

HyperTransport link A supports CLK receive and transmit frequencies of 200, 400, 600, and 800 MHz. Link B supports frequencies of 200 and 400 MHz. The side A and side B frequencies are independent of each other.

4.4.1 Link PHY

The PHY includes automatic compensation circuitry and a software override mechanism, as specified by DevA:0x[E8, E4, E0]. The IC only implements synchronous mode clock forwarding FIFOs. So only the link receive and transmit frequencies specified in DevA:0x[D0, CC][FREQB, FREQA] are allowed.

4.5 AGP

The AGP bridge supports AGP 3.0 signaling at 8x and 4x data rates and 1.5-volt AGP 2.0 signaling at 4x, 2x, and 1x data rates. 64-bit upstream and 32-bit downstream addressing is supported. AGP 3.0 dynamic bus inversion is supported on output signals in 8X mode only, not in 4X mode; dynamic bus inversion on input signals is supported in both 4X and 8X modes.

4.5.1 Tags, UnitIDs, And Ordering

The IC requires three HyperTransportTM technology-defined UnitIDs. They are allocated as follows:

- First UnitID is not used. This is to avoid a potential conflict with the host (because it may be zero; see DevA:0xC0[BUID]).
- Second UnitID is used for PCI-mode upstream requests and responses to host requests.
- Third UnitID is used for AGP (high priority and low priority) upstream requests.

The SrcTag value that is assigned to upstream non-posted AGP requests increments with each request from 0 to 27 and then rolls over to 0 again; the first SrcTag assigned after reset is 0. Up to 28 non-posted link requests may be outstanding at a time. The SrcTag value that is assigned to non-posted PCI requests is always 28.

All AGP transactions are compliant to AGP ordering rules. APG transactions are translated into link transactions as follows:

AGP transaction	Link transaction		
High priority write	WrSized, posted channel, $PassPW = 1$		
High priority read	RdSized, PassPW = 1, response PassPW = 1		
Low priority write	WrSized, posted channel, $PassPW = 0$		
Low priority read	RdSized, PassPW = 0, response PassPW = 1		
Low priority flush	Flush, $PassPW = 0$		
Low priority fence	None (wait for all outstanding read responses)		

Table 2: Translation from AGP requests to link requests.

4.5.2 Various Behaviors

- The AGP bridge does not claim link special cycles. However, special cycles that are encoded in configuration cycles to device 31 of the AGP secondary bus number (per the PCI-to-PCI bridge specification) are translated to AGP bus special cycles.
- AGP and PCI read transactions that receive NXA responses from the host complete onto the AGP bus with the data provided by the host (which is required to be all 1's, per the link specification).
- In the translation from type 1 link configuration cycles to secondary bus type 0 configuration cycles, the IC converts the device number to IDSEL AD signal as follows: device 0 maps to AD[16]; device 1 maps to AD[17]; and so forth. Device numbers 16 through 31 are not valid.
- The compensation values for drive strength and input impedance that are assigned to non-clock forwarded AGP signals are automatically determined and set by the IC during the first compensation cycle after RESET#. Once set, they do not change until the next RESET# assertion.
- Per the link protocol, when the COMPAT bit is set in the transaction, the IC does not ever claim the transaction. Such transactions are automatically passed to the other side of the tunnel (or master aborted if the IC is at the end of the chain). This is true of all transactions within address space that is otherwise claimed by the IC, including the space defined by DevB:0x3C[VGAEN].

4.5.2.1 AGP Compensation And Calibration Cycles

The AGP PHY includes one compensation circuit for the clock forwarded data signals, A_AD[31:0], A_CBE_L[3:0], and A_DBI[H, L], and one compensation circuit for the strobes, A_ADSTB[1:0]. Each compensation circuit calculates the required rising-edge (P) and falling-edge (N) signal drive strength through a free-running state machine that generates a new value approximately every four microseconds. These values are provided in DevA:0x[50, 54][NCOMP, PCOMP].

Programmable skew values between data signals and strobes are also provided in DevA:0x58.

The compensation values provided to the AGP PHY are software selectable between the calculated compensation values, fixed programmable bypass values, or fixed programmable offsets from the calculated values. Regardless of which value is selected, the value presented to the PHY is never updated until there is a calibration cycle.

Calibration cycles consist of taking control of the AGP bus, updating the AGP PHY compensation values, and then releasing (see DevA:0xA8[PCALCYC]). If enabled by DevA:0xB0[CALDIS], they occur periodically with the period specified by DevA:0xA8[PCALCYC].

The first calibration cycle occurs approximately 4 milliseconds after the deassertion of RESET# (whether AGP 2.0 or 3.0 signaling is enabled).

5 Registers

5.1 Register Overview

The IC includes several sets of registers accessed through a variety of address spaces. IO address space refers to register addresses that are accessed through x86 IO instructions such as IN and OUT. PCI configuration space is typically accessed by the host through IO cycles to CF8h and CFCh. There is also memory space and indexed address space in the IC.

5.1.1 Configuration Space

The address space for the IC configuration registers is broken up into *busses*, *devices*, *functions*, and, *offsets*, as defined by the link specification. It is accessed by HyperTransport[™] technology-defined type 0 configuration cycles. The device number is mapped into bits[15:11] of the configuration address. The function number is mapped into bits[10:8] of the configuration address. The offset is mapped to bits[7:2] of the configuration address.

The following diagram shows the devices in configuration space as viewed by software.

Figure 2: Configuration space.

Device A, above, is programmed to be the link base UnitID and device B is the link base UnitID plus 1.

5.1.2 Register Naming and Description Conventions

Configuration register locations are referenced with mnemonics that take the form of Dev[A|B]:[7:0]x[FF:0], where the first set of brackets contain the device number, the second set of brackets contain the function number, and the last set of brackets contain the offset.

Other register locations (e.g. memory mapped registers) are referenced with an assigned mnemonic that specifies the address space and offset. These mnemonics start with two or three characters that identify the space followed by characters that identify the offset within the space.

Register fields within register locations are also identified with a name or bit group in brackets following the register location mnemonic.

Table 3: Configuration spaces.

The IC does not claim configuration-register accesses to unimplemented functions within its devices (they are forwarded to the other side of the tunnel). Accesses to unimplemented register locations within implemented functions are claimed; such writes are ignored and reads always respond with all zeros.

The following are memory mapped spaces:

Base address register	Size (bytes)	Mnemonic Registers	
DevA: 0x10	Variable	None	Graphic virtual memory aperture; minimum of 32 megabytes.
DevA:0xB8	4K	None	GART block in physical memory.

Table 4: Memory mapped address spaces.

The following are register attributes found in the register descriptions.

Table 5: Register attributes.

5.2 AGP Device Configuration Registers

These registers are located in PCI configuration space, in the first device (device A), function 0. See section [5.1.2](#page-13-3) for a description of the register naming convention.

AGP Vendor And Device ID Register **Devails** 2008 2014 10:30 DevA:0x00

16

24888 Rev 3.03 - July 12, 2004 *AMD-8151TM AGP Tunnel Data Sheet*

AGP Device Revision and Class Code Register **Device 3 and Class Code Register** DevA:0x08

AGP Device BIST-Header-Latency-Cache Register **Deva:0x0C**

DevA:0x04

AGP Device Graphic Virtual Memory Aperture Register **DevA:0x10**

It is expected that the state of this register is copied into the host by software. This register controls no hardware in the IC.

Attribute: See below.

AGP Device Subsystem ID and Subsystem Vendor ID Register DevA:0x2C

AGP Capabilities Pointer DevA:0x34

Default: 0000 00A0h Attribute: Read only.

DД

24888 Rev 3.03 - July 12, 2004 *AMD-8151TM AGP Tunnel Data Sheet*

AGP Miscellaneous Control Register **DevA:0x40**

Attribute: See below.

AGP PHY Control Register DevA:0x[54, 50]

These registers apply to the compensation values of AGP clock-forwarded data and strobe signals as follows:

- DevA:0x50: data signals A_AD[31:0], A_CBE_L[3:0], A_DBI[H, L], and A_SBA[7:0].
- DevA:0x54: strobe signals A_ADSTB[1:0]_[P, N] and A_SBSTB_[P, N].

NCTL, NDATA, and NCOMP are related to (1) the falling edge drive strength of the signals as outputs and (2) the impedance of the signals as inputs. PCTL, PDATA, and PCOMP are related to the rising edge drive strength of the signals as outputs only. For the [N, P]DATA and [N, P]COMP fields of these registers, 00h corresponds to the weakest drive strength and the highest receive impedance. For the [N, P]DATA and [N, P]COMP fields of these registers, the highest values corresponds to the strongest drive strength and lowest receive impedance.

External compensation resistors are used by the IC to determine the proper drive strength values. The resistors correlate the calculated values as follows:

- A_CALD is used to calculate DevA:0x50[PCOMP] (data signal rising edge drive strength).
- A_CALD# is used to calculate DevA:0x50[NCOMP] (data signal falling edge drive strength and receive impedance).
- A_CALS is used to calculate DevA:0x54[PCOMP] (strobe rising edge drive strength).
- A_CALS# is used to calculate DevA:0x54[NCOMP] (strobe falling edge drive strength and receive impedance).

Note: when new values are written to these registers, new compensation values are not updated to the AGP PHY automatically; the periodic calibration cycle specified by DevA:0xA8[PCALCYC] must pass in order for the AGP PHY calibration values to take effect.

Default: 000? 000?h Attribute: See below.

AGP PHY Skew Control Register DevA:0x58

DSKEW and SSKEW are designed such that when they are both programmed to the same value, the AGP output strobes transition near the center of the data eye. To move the strobe to a later point in the data eye, the value of SSKEW is increased. To move the strobe to an earlier point in the data eye, DSKEW is increased. These values translate into skew approximately as follows:

For values 0h to 8h, the skew is about: [D, S]SKEW x 80 picoseconds.

For values 9h to Fh, the skew is about: $800 + ([D, S] SKEW - 8)$ x 400 picoseconds.

However, these values vary with process, temperature, and voltage. Note that the lower values provide fine resolution and the upper values provide coarse resolution.

AGP Most Recent Request Register **DevA:0x60**

As each PIPE mode or SBA mode AGP request is transferred into the IC, the fields are placed into this register. Thus, this register provides the fields of the most recent AGP requests. Any sticky bits from prior requests that have not been updated in the current request are also valid. Note: fences are not captured by this register.

Default: 0000 0000 0000 0000h Attribute: Read only.

AGP Revision and Capability Register **DevA:0xA0**

Default: 0030 C002h Attribute: Read only.

AGP Status Register DevA:0xA4

Default: 1F00 0B2?h (see bit descriptions for bits[3:0])Attribute: Read only.

AGP Command Register DevA:0xA8

AGP Control Register DevA:0xB0

AGP Aperture Size Register DevA:0xB4

Default: 0001 0F00h Attribute: See below.

11:0 **APSIZE: graphic virtual memory aperture size.** Read-write (except bits[11, 7:6, and 2:0] which are read only, fixed at the default value). This field specifies the size of the aperture pointed to by DevA:0x10. This field also controls read only versus read-write control over several bits in DevA:0x10. It is encoded as follows:

It is expected that the state of this field is copied into the host by software. Note: $DevA:0x10[2]$ is "read; write once," even though it is shown as read-only above. Also, based on the state of DevA:0x10[2], DevA:0x10[63:32] may be read-only, all zeros.

AGP Device GART Pointer Deva: 0xB8

This register controls no hardware in the IC. It is expected that the state of this register is copied into the host by software.

Default: 0000 0000 0000 0000h Attribute: Read-write.

Link Command Register DevA:0xC0

Default: 0060 0008h Attribute: See below.

Link Configuration And Control Register **DevA:0xC4 and DevA:0xC8**

DevA:0xC4 applies side A of the tunnel and DevA:0xC8 applies to side B of the tunnel. The default value for bit[5] may vary (see the definition).

Link Frequency Capability 0 Register DevA:0xCC

Link Frequency Capability 1 Register **DevA:0xD0**

Default: 0035 0002h. Attribute: See below.

Link Enumeration Scratchpad Register Community Comm

Link PHY Compensation Control Registers DevA:0x[E8, E4, E0]

The link PHY circuitry includes automatic compensation that is used to adjust the electrical characteristics for the link transmitters and receivers on both sides of the tunnel. There is one compensation circuit for the receivers and one for each polarity of the transmitters. These registers provide visibility into the calculated output of the compensation circuits, the ability to override the calculated value with software-controlled values, and the ability to offset the calculated values with a fixed difference. The overrides and difference values may be different between sides A and B of the tunnel. These registers specify the compensation parameters as follows:

- DevA:0xE0: transmitter rising edge (P) drive strength compensation.
- DevA:0xE4: transmitter falling edge (N) drive strength compensation.
- DevA:0xE8: receiver impedance compensation.

For DevA:0x[E4, E0], higher values represent higher drive strength; the values range from 01h to 13h (19 steps). For DevA:0xE8, higher values represent lower impedance; the values range from 00h to 1Fh (32 steps).

Note: the default state of these registers is set by PWROK reset; assertion of RESET# does not alter any of the fields.

24888 Rev 3.03 - July 12, 2004 *AMD-8151TM AGP Tunnel Data Sheet*

Clock Control Register DevA:0xF0

See section [4.3.1](#page-10-4) for details on clock gating. AMD system recommendations for System Management Action Field (SMAF) codes are: 0=ACPI C2; 1=ACPI C3; 2=FID/VID change; 3=ACPI S1; 4=ACPI S3; 5=Throttling; 6=ACPI S4/S5. For server and desktop platforms, AMD recommends setting this register to 0004_0008h (to gate clocks during S1). For mobile platforms, AMD recommends setting this register to 0004_0A0Ah (to gate clocks during C3 and S1).

Default: 0000 0000h. Attribute: Read-write.

30

5.3 AGP Bridge Configuration Registers

These registers are located in PCI configuration space, in the second device (device B), function 0. See section [5.1.2](#page-13-3) for a description of the register naming convention.

AGP Bridge Vendor And Device ID Register **Device 10** Research 2012 00:00

AGP Bridge Status And Command Register **DevB:0x04**

Default: 0220 0000h Attribute: See below.

AGP Bridge Revision and Class Code Register **DevB:0x08** DevB:0x08

AGP Bridge BIST-Header-Latency-Cache Register DevB:0x0C

Default: 0001 0000h Attribute: See below.

AGP Bridge Bus Numbers And Secondary Latency Register Secondary Latence And Secondary Lat

AGP Bridge Memory Base-Limit Registers DevB:0x[30:1C]

These registers specify the IO-space (DevB:0x1C and DevB:0x30), non-prefetchable memory-space (DevB:0x20), and prefetchable memory-space (DevB:0x24) address windows for transactions that are mapped from the 40-bit link address space to the AGP bus.

The links support 25 bits of IO space. AGP supports 32 bits of IO space. Host accesses to the link-defined IO region are mapped to the AGP IO window with the 7 MSB always zero. AGP IO accesses in which any of the 7 MSBs are other than zero are ignored. The AGP IO space window is defined as follow:

```
AGP IO window = 
{7'h00}, DevB:30[24:16], DevB:0x1C[15:12], 12'hFFF} >= address >=
{7'h00, DevB:30[8:0], DevB:0x1C[7:4], 12'h000};
```
The links support 40 bits of memory space. AGP supports 32 bits of non-prefetchable memory space. The AGP non-prefetchable window is defined to be within the lowest 4 gigabytes of link address space. AGP accesses above 4 gigabytes cannot access non-prefetchable memory space. The AGP non-prefetchable memory space window is defined as follows:

```
AGP non-prefetchable memory window = 
 {32'h00, DevB:0x20[31:20], 20'hF_FFFF} >= address >= 
{32'h00}, DevB:0x20[15:4], 20'h0_0000};
```
The links support 40 bits of memory space. AGP supports 32 bits of prefetchable memory space. The AGP prefetchable window is defined to be within the lowest 4 gigabytes of link address space. The AGP prefetchable memory space window is defined as follows:

```
AGP prefetchable memory window = 
{32'h00}, DevB:0x24[31:20], 20'hF FFFF} >= address >=
 {32'h00, DevB:0x24[15:4], 20'h0_0000};
```
These windows may also be altered by DevB:0x3C[VGAEN, ISAEN]. When the address (from either the host or from an AGP bus master) is inside one of the windows, then the transaction targets the AGP bus. Therefore, the following transactions are possible:

- Host-initiated transactions inside the windows are routed to the AGP bus.
- PCI transactions initiated on the AGP bus inside the windows are not claimed by the IC.
- Host initiated transactions outside the windows are passed through the tunnel or master aborted if the IC is at the end of a HyperTransport technology chain.
- PCI transactions initiated on the AGP bus outside the windows are claimed by the IC using medium decoding and passed to the host.

So, for example, if IOBASE > IOLIM, then no host-initiated IO-space transactions are forwarded to the AGP bus and all AGP-bus-initiated IO-space (not configuration) transactions are forwarded to the host. If MEM-BASE > MEMLIM and PMEMBASE > PMEMLIM, then no host-initiated memory-space transactions are forwarded to the AGP bus and all AGP-bus-initiated memory-space (not configuration) transactions are forwarded to the host.

DevB:0x1C. Default: 0220 01F1h Attribute: See below.

Bits Description 31:30 Reserved. 29 **RMA: received master abort.** Read; set by hardware; write 1 to clear. 1=The IC received a master abort as a PCI master on the AGP bus. Note: this bit is cleared by PWROK reset but not by RESET#. 28 **RTA: received target abort.** Read; set by hardware; write 1 to clear. 1=The IC received a target abort as a PCI master on the AGP bus. Note: this bit is cleared by PWROK reset but not by RESET#. 27 **STA: signaled target abort.** Read; set by hardware; write 1 to clear. 1=The IC generated a target abort as a PCI target on the AGP bus. The IC generates target aborts if it receives a target abort (a non-NXA error) response from the host to an AGP bus PCI master transaction request. Note: this bit is cleared by PWROK reset but not by RESET#. 26:16 Read only. These bits are fixed in their default state. 15:12 **IOLIM.** IO limit address bits[15:12]. See DevB:0x[30:1C] above. 11:8 Reserved. 7:4 **IOBASE.** IO base address bits[15:12]. See DevB:0x[30:1C] above. 3:0 Reserved.

DevB:0x20. Default: 0000 FFF0h Attribute: Read-write.

DevB:0x24. Default: 0000 FFF0h Attribute: Read-write.

DevB:0x30. Default: 0000 FFFFh Attribute: Read-write.

AGP Bridge Interrupt and Bridge Control Register **DevB:0x3C**

6 Electrical Data

6.1 Absolute Ratings

The IC is not designed to operate beyond the parameters shown in the following table.

Table 6: Absolute maximum ratings.

6.2 Operating Ranges

The IC is designed to provide functional operation if the voltage and temperature parameters are within the limits defined in the following table.

Table 7: Operating ranges.

6.3 DC Characteristics

See the HyperTransportTM Technology Electrical Specification for the DC characteristics of link signals.

The following table shows current consumption in amps and power in watts for each power plane.

Table 8: Current and power consumption.

The following table shows DC characteristics for signals on the VDD33 power plane.

Table 9: DC characteristics for signals on the VDD33 power plane.

The following table shows DC characteristics for signals on the VDD15 power plane when AGP 2.0 signaling is enabled.

Table 10: DC characteristics for signals on the VDD15 power plane, AGP 2.0 signaling.

The following table shows DC characteristics for signals on the VDD15 power plane when AGP 3.0 signaling is enabled.

Table 11: DC characteristics for signals on the VDD15 power plane, AGP 3.0 signaling.

6.4 AC Characteristics

See the HyperTransport Technology Electrical Specification for the AC characteristics of link signals.

The following table shows AC specification data for clocks.

Table 12: AC data for clocks.

The following table shows AC specification data for common clock (A_PCLK) operation of AGP signals.

Table 13: AC data for common clock operation of AGP signals.

Table 14: AC data for clock-forwarded operation of AGP signals.

7 Ball Designations

Top side view.

Figure 3: Ball designations.

Alphabetical listing of signals and corresponding BGA designators.

Table 15: Signal BGA positions.

Table 16: Power and ground BGA positions.

8 Package Specification

Figure 4: Package mechanical drawing.

9 Test

The IC includes the following test modes.

Table 17: Test modes.

9.1 High Impedance Mode

In high-impedance mode, all the signals of the IC are placed into the high-impedance state.

9.2 NAND Tree Mode

There are several NAND trees in the IC. Some of the inputs are differential (e.g., LR[B, A] pins); for these, the _P and _N pairs of signals are converted into a single signal that is part of the NAND tree, as shown in Signal_3 in the following diagram.

Figure 5: NAND tree.

NAND tree 1: output signal is STRAPL[5]. However, the gate connected to the last signal in this NAND tree (LDTCOMP[3]) is an AND gate rather than a NAND gate; so the expected output of this NAND tree is inverted compared to the other NAND trees.

1	$LRBCLKO$ [P,N]	11	LTBCLK0_P	21	$LTBCAD_P[4]$	31	LDTCOMP[2]
2	$LRBCAD_{[P,N][0]}$	12	LTBCLK0_N	22	LTBCAD_N[4]	32	LDTCOMP[3]
3	LRBCAD[P,N][1]	13	$LTBCAD_P[0]$	23	$LTBCAD_P[5]$		
4	$LRBCAD_{P,N}$ [2]	14	LTBCAD_N[0]	24	LTBCAD_N[5]		
5	$LRBCAD_{P,N}$ [3]	15	$LTBCAD_P[1]$	25	$LTBCAD_P[6]$		
6	$LRBCAD_{P,N[[4]]$	16	$LTBCAD_N[1]$	26	$LTBCAD_N[6]$		
7	$LRBCAD_{P,N}$ [5]	17	$LTBCAD_P[2]$	27	$LTBCAD_P[7]$		
8	$LRBCAD_{P,N}$ [6]	18	LTBCAD_N[2]	28	LTBCAD_N[7]		
9	$LRBCAD_{[P,N][7]}$	19	$LTBCAD_P[3]$	29	LTBCTL_P		
10	LRBCTL[P,N]	20	LTBCAD_N[3]	30	LTBCTL N		

NAND tree 2: output signal is STRAPL[4].

NAND tree 3: output signal is STRAPL[3].

Nand tree 4: output signal is STRAPL[2].

Notes:

- LDTSTOP#, A_TYPEDET#, TEST, STRAPL[0], A_REFCG, A_REFGC, A_CALD, A_CALD#, A_CALS, and A_CALS# are not in the NAND trees.
- While in NAND-tree mode, the link and AGP input compensation is placed at a "mid-band" value.
- While in NAND-tree mode, the AGP signals operate under AGP 2.0 signaling rules.

10 Appendix

10.1 Revision History

Revision 3.02 • Initial release.

Revision 3.03

• Removed Preliminary.